This is a common interview question at an early stage of your career and an important one too. So, let’s understand why we need a virtual interface in our environment. Interface signals are static ( Physically available ) in nature where the Class-based environment is dynamic in nature So, A virtual interface is a pointer to an actual interface in SystemVerilog. It is most often used in classes to provide a connection point to allow classes to access the signals in the interface through the virtual interface pointer dynamically
About the author
The Art of Verification
Hi, I’m Hardik, and welcome to The Art of Verification.
I’m a Verification Engineer who loves to crack complex designs and here to help others commit to mastering Verification Skills through self-learning, System Verilog, UVM, and most important to develop that thought process that every verification engineer should have.
I’ve made it my mission to give back and serve others beyond myself.
I will NEVER settle for less than I can be, do, give, or create.
View all posts